Profiling I/O Interrupts in Modern Architectures
نویسندگان
چکیده
As applications grow increasingly communication-oriented, interrupt performance quickly becomes a crucial component of high performance I/O system design. At the same time, accurately measuring interrupt handler performance is difficult with the traditional simulation, instrumentation, or statistical sampling approaches. One of the most important components of interrupt performance is cache behavior. This paper presents a portable method for measuring the cache effects of I/O interrupt handling using native hardware performance counters. To provide a portability stress test, the method is demonstrated on two commercial platforms with different architectures, the SGI Origin 200 and the Sun Ultra-1. This case study uses the methodology to measure the overhead of the two most common forms of interrupt traffic: disk and network interrupts. The study demonstrates that the method works well and is reasonably robust. In addition, the results show that disk interrupts behave similar on both platforms, while differences in OS organization cause network interrupts to behave very differently. Furthermore, network interrupts exhibit significantly larger cache footprints.
منابع مشابه
SgInt: Safeguarding Interrupts for Hardware-Based I/O Virtualization for Mixed-Criticality Embedded Real-Time Systems Using Non Transparent Bridges
Safety critical systems and in particular higher functional integrated systems like mixed-criticality systems in avionics require a safeguarding that functionalities cannot interfere with each other. A notably underestimated issue are I/O devices and their (message-signaled) interrupts. Message-signaled interrupts are the omnipresent type of interrupts in modern serial high-speed I/O subsystems...
متن کاملPreliminary Draft of SPAA ’ 99 Submission A System - Level Specification Framework for I / O Architectures 1
A computer system is useless unless it can interact with the outside world through input/output (I/O) devices. I/O systems are complex, including aspects such as memory-mapped operations, interrupts, and bus bridges. Often I/O behavior is described for isolated devices without a formal description of how the complete I/O system behaves. The lack of an end-to-end system description makes the tas...
متن کاملRapid Prototyping of Dataflow Programs on Hardware/Software Architectures
In this paper, the problem of automatically mapping large-grain data ow programs onto heterogeneous hardware/software architectures is treated. Starting with a given hardware/software partition, interfaces are inserted into the speci cation to account for communication, in particular across hardware/software boundaries. Depending on the target architecture, the interfaces are re ned according t...
متن کاملI-38: New and Old Technologies in the Modern IVF Clinic
Background PGD has been around in various forms for over a quarter of a century now. During this time it has evolved from simple FISH and direct PCR mutation analysis to whole chromosome profiling using microarrays or next generation sequencing and improved monogene testing using STR linkage or now, recombination mapping. Modern PGD can now deliver highly accurate and reproducible results capab...
متن کاملFormal Verification of Secure User Mode Device Execution with DMA
Separation between processes on top of an operating system or between guests in a virtualized environment is essential for establishing security on modern platforms. A key requirement of the underlying hardware is the ability to support multiple partitions executing on the shared hardware without undue interference. For modern processor architectures with hardware support for memory management,...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000